An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

الملخص EN

We describe the architecture of a time-to-digital converter (TDC), specially intended to measure the delay resolution of a programmable delay line (PDL).

The configuration, which consists of a ring oscillator, a frequency divider (FD), and a period measurement circuit (PMC), is implemented in a field programmable gate array (FPGA) device.

The ring oscillator realized in loop containing a PDL and a look-up table (LUT) generates periodic oscillatory pulses.

The FD amplifies the oscillatory period from nanosecond range to microsecond range.

The time-to-digital conversion is based on counting the number of clock cycles between two consecutive pulses of the FD by the PMC.

Experiments have been conducted to verify the performance of the TDC.

The achieved relative errors for four PDLs are within 0.50%–1.21% and the TDC has an equivalent resolution of about 0.4 ps.