BDD-Based Topology Optimization for Low-Power DTIG FinFET Circuits

الملخص EN

This paper proposed a logic synthesis method based on binary decision diagram (BDD) representation.

The proposed method is optimized for dual-threshold independent-gate (DTIG) FinFET circuits.

The algorithm of the BDD-based topology optimization is stated in detail.

Some kinds of feature subgraph structures of a BDD are extracted by the extraction algorithm and then fed to mapping algorithm to get a final optimized circuit based on predefined DTIG FinFET logic gates.

Some MCNC benchmark circuits are tested under the proposed synthesis method by comparing with ABC, DC tools.

The simulations show that the proposed synthesis method can obtain performance improvement for DTIG FinFET circuits.