FPGA based implementation of convolutional encoder- viterbi decoder using multiple booting technique

الملخص EN

Convolution encoding is considered one of the forward error correction schemes.

It is an essential component of wireless communication systems such as the third generation (3G) mobile systems, which utilize some formulation of Convolution encoding usually decoded via Viterbi decoders.

There are different structures of Convolution encoding which impart different requirements on the decoder.

The Viterbi decoder segments with slight modifications can be used on systems with different constraint lengths, frame size and code rates.

In this research, the design and implementation of Convolution encoder with constraint length 3 and rate 1 / 2, and Viterbi decoder on Spartan 3E FPGA Starter kit (supported with X C 3S500 E) using multiple booting technique has been presented.

VHDL language is used as a design entry.

In the starter kit mentioned above, two designs are implemented on the flash memory using the multiple booting technique : the Convolution encoder and the Viterbi decoder.

The FPGA is configured with the specified design depending on the loaded program from the Intel flash memory.

With this way of configuration, the FPGA itself can operate as a Convolution encoder or Viterbi decoder that gain benefit through the reuse of the same hardware.