Device line simulation of high speed oscillators using harmonic balance techniques

الملخص EN

This paper describes the use of the harmonic balance technique to analyze high speed negative resistance oscillators obtained by loading a microwave transistor with an appropriate terminating network.

Analytical developments required for computer implementation are discussed and simulation and experimental results are reported.