Design of Efficient Full Adder in Quantum-Dot Cellular Automata

Abstract EN

Further downscaling of CMOS technology becomes challenging as it faces limitation of feature size reduction.

Quantum-dot cellular automata (QCA), a potential alternative to CMOS, promises efficient digital design at nanoscale.

Investigations on the reduction of QCA primitives (majority gates and inverters) for various adders are limited, and very few designs exist for reference.

As a result, design of adders under QCA framework is gaining its importance in recent research.

This work targets developing multi-layered full adder architecture in QCA framework based on five-input majority gate proposed here.

A minimum clock zone (2 clock) with high compaction (0.01 μm2) for a full adder around QCA is achieved.

Further, the usefulness of such design is established with the synthesis of high-level logic.

Experimental results illustrate the significant improvements in design level in terms of circuit area, cell count, and clock compared to that of conventional design approaches.