Integrating Reconfigurable Hardware-Based Grid for High Performance Computing

Abstract EN

FPGAs have shown several characteristics that make them very attractive for high performance computing (HPC).

The impressive speed-up factors that they are able to achieve, the reduced power consumption, and the easiness and flexibility of the design process with fast iterations between consecutive versions are examples of benefits obtained with their use.

However, there are still some difficulties when using reconfigurable platforms as accelerator that need to be addressed: the need of an in-depth application study to identify potential acceleration, the lack of tools for the deployment of computational problems in distributed hardware platforms, and the low portability of components, among others.

This work proposes a complete grid infrastructure for distributed high performance computing based on dynamically reconfigurable FPGAs.

Besides, a set of services designed to facilitate the application deployment is described.

An example application and a comparison with other hardware and software implementations are shown.

Experimental results show that the proposed architecture offers encouraging advantages for deployment of high performance distributed applications simplifying development process.