A Low-Complexity Euclidean Orthogonal LDPC Architecture for Low Power Applications

Abstract EN

Low-density parity-check (LDPC) codes have been implemented in latest digital video broadcasting, broadband wireless access (WiMax), and fourth generation of wireless standards.

In this paper, we have proposed a high efficient low-density parity-check code (LDPC) decoder architecture for low power applications.

This study also considers the design and analysis of check node and variable node units and Euclidean orthogonal generator in LDPC decoder architecture.

The Euclidean orthogonal generator is used to reduce the error rate of the proposed LDPC architecture, which can be incorporated between check and variable node architecture.

This proposed decoder design is synthesized on Xilinx 9.2i platform and simulated using Modelsim, which is targeted to 45 nm devices.

Synthesis report proves that the proposed architecture greatly reduces the power consumption and hardware utilizations on comparing with different conventional architectures.