Hardware Efficient Architecture with Variable Block Size for Motion Estimation
Joint Authors
Dalal, Upena
Shah, Nehal N.
Singapuri, Harikrishna
Source
Journal of Electrical and Computer Engineering
Issue
Vol. 2016, Issue 2016 (31 Dec. 2016), pp.1-11, 11 p.
Publisher
Hindawi Publishing Corporation
Publication Date
2016-12-26
Country of Publication
Egypt
No. of Pages
11
Main Subjects
Information Technology and Computer Science
Abstract EN
Video coding standards such as MPEG-x and H.26x incorporate variable block size motion estimation (VBSME) which is highly time consuming and extremely complex from hardware implementation perspective due to huge computation.
In this paper, we have discussed basic aspects of video coding and studied and compared existing architectures for VBSME.
Various architectures with different pixel scanning pattern give a variety of performance results for motion vector (MV) generation, showing tradeoff between macroblock processed per second and resource requirement for computation.
Aim of this paper is to design VBSME architecture which utilizes optimal resources to minimize chip area and offer adequate frame processing rate for real time implementation.
Speed of computation can be improved by accessing 16 pixels of base macroblock of size 4 × 4 in single clock cycle using z scanning pattern.
Widely adopted cost function for hardware implementation known as sum of absolute differences (SAD) is used for VBSME architecture with multiplexer based absolute difference calculator and partial summation term reduction (PSTR) based multioperand adders.
Device utilization of proposed implementation is only 22k gates and it can process 179 HD (1920 × 1080) resolution frames in best case and 47 HD resolution frames in worst case per second.
Due to such higher throughput design is well suitable for real time implementation.
American Psychological Association (APA)
Shah, Nehal N.& Singapuri, Harikrishna& Dalal, Upena. 2016. Hardware Efficient Architecture with Variable Block Size for Motion Estimation. Journal of Electrical and Computer Engineering،Vol. 2016, no. 2016, pp.1-11.
https://search.emarefa.net/detail/BIM-1108448
Modern Language Association (MLA)
Shah, Nehal N.…[et al.]. Hardware Efficient Architecture with Variable Block Size for Motion Estimation. Journal of Electrical and Computer Engineering No. 2016 (2016), pp.1-11.
https://search.emarefa.net/detail/BIM-1108448
American Medical Association (AMA)
Shah, Nehal N.& Singapuri, Harikrishna& Dalal, Upena. Hardware Efficient Architecture with Variable Block Size for Motion Estimation. Journal of Electrical and Computer Engineering. 2016. Vol. 2016, no. 2016, pp.1-11.
https://search.emarefa.net/detail/BIM-1108448
Data Type
Journal Articles
Language
English
Notes
Includes bibliographical references
Record ID
BIM-1108448