Digital Simulation of Superconductive Memory System Based on Hardware Description Language Modeling

Abstract EN

We have modeled a memory system using Josephson Junction to attain low power consumption using low input voltage compared to conventional Complementary Metal Oxide Semiconductor-Static Random Access Memory (CMOS-SRAM).

We attained the low power by connecting a shared/common bit line and using a 1-bit memory cell.

Through our design we may attain 2.5–3.5 microwatts of power using lower input voltage of 0.6 millivolts.

Comparative study has been made to find which memory system will attain low power consumption.

Conventional SRAM techniques consume power in the range of milliwatts with the supply input in the range of 0-10 volts.

Using HDL language, we made a memory logic design of RAM cells using Josephson Junction in FreeHDL software which is dedicated only for Josephson Junction based design.

With use of XILINX, we have calculated the power consumption and equivalent Register Transfer Level (RTL) schematic is drawn.