Reducing the Short Channel Effect of Transistors and Reducing the Size of Analog Circuits

Abstract EN

Analog integrated circuits never follow the Moore’s Law.

This is particularly right for passive component.

Due to the Short Channel Effect, we have to implement longer transistor, especially for analog cell.

In this paper, we propose a new topology using some advantages of the FDSOI (Fully Depleted Silicon on Insulator) technology in order to reduce the size of analog cells.

First, a current mirror was chosen to illustrate and validate a new design.

Measured currents, with 35nm transistor length, have validated our new cross-coupled back-gate topology.

Then, a VCRO (Voltage Controlled Ring Oscillator) based on complementary inverter is also used to remove passive components reducing the size of the circuit.