Random Error Reduction Scheme for Combinational Stochastic Circuit

Abstract EN

In conventional stochastic computation, all the input streams are Bernoulli sequences (BSs), which may result in large random error.

To reduce random error and improve computational accuracy, some other sequences have been reported as alternatives to BSs.

However, these sequences only apply to the specific stochastic circuits, have difficulties in hardware generation, or have length constraints.

To this end, new sequences without these disadvantages should be considered.

This paper proposes the random error analysis method for stochastic computation based on autocorrelation sequence (AS), which is more general than the conventional one based on BS.

The analysis results show that we can use the proper ASs as input streams of stochastic circuits to reduce random error.

On the basis of that conclusion, we propose the random error reduction scheme based on maximal concentrated autocorrelation sequence (MCAS) and BS, both of which are ASs.

MCAS and BS are applicable to any combinational stochastic circuit, are easily generated by hardware, and have no length constraints, which avoid the disadvantages of sequences in the previous work.

Moreover, we apply the proposed random error reduction scheme into several typical stochastic circuits as case studies.

The simulation results confirm the effectiveness of the proposed scheme.