![](/images/graphics-bg.png)
High-pass digital filter implementation using FPGA
Joint Authors
Sahar, Asad Hamid
Jasim, Manal Hammadi
Source
Iraqi Journal of Computer, Communications and Control Engineering
Issue
Vol. 13, Issue 3 (31 Dec. 2013), pp.41-50, 10 p.
Publisher
Publication Date
2013-12-31
Country of Publication
Iraq
No. of Pages
10
Main Subjects
Abstract EN
Depending on the response of the system, digital Filters can be designed using frequency sampling or windowing methods ; but these methods have a problem in precise control of the critical frequencies.
In the sampling method, the weighted approximation error between the actual frequency response and the desired filter response is spread across the pass-band and the stop-band and the maximum error is minimized, resulting ripples in the pass-band and the stop-band.
The frequency sampling method has the same tolerance requirements as the windowing method.
In this work we implemented a digital FIR high pass filter using MATLAB program (FDATools) using sampling and windowing methods, then the design in the FPGA kit is downloaded by generating VHDL description.
A comparison the amount of the component has been used in the FPGA for both methods.
The FIR filter is implemented using Spartan 3AN- XC3S700a-4FG484FPGA and simulated with the help of Xilinx ISE (Integrated Software Environment) Software WEBPACK Project Navigator 11i.
American Psychological Association (APA)
Jasim, Manal Hammadi& Sahar, Asad Hamid. 2013. High-pass digital filter implementation using FPGA. Iraqi Journal of Computer, Communications and Control Engineering،Vol. 13, no. 3, pp.41-50.
https://search.emarefa.net/detail/BIM-356827
Modern Language Association (MLA)
Jasim, Manal Hammadi& Sahar, Asad Hamid. High-pass digital filter implementation using FPGA. Iraqi Journal of Computer, Communications and Control Engineering Vol. 13, no. 3 (2013), pp.41-50.
https://search.emarefa.net/detail/BIM-356827
American Medical Association (AMA)
Jasim, Manal Hammadi& Sahar, Asad Hamid. High-pass digital filter implementation using FPGA. Iraqi Journal of Computer, Communications and Control Engineering. 2013. Vol. 13, no. 3, pp.41-50.
https://search.emarefa.net/detail/BIM-356827
Data Type
Journal Articles
Language
English
Notes
Includes bibliographical references : p. 50
Record ID
BIM-356827