A 0.8 V 0.23 nW 1.5 ns Full-Swing Pass-Transistor XOR Gate in 130 nm CMOS

Abstract EN

A power efficient circuit topology is proposed to implement a low-voltage CMOS 2-input pass-transistor XOR gate.

This design aims to minimize power dissipation and reduce transistor count while at the same time reducing the propagation delay.

The XOR gate utilizes six transistors to achieve a compact circuit design and was fabricated using the 130 nm IBM CMOS process.

The performance of the XOR circuit was validated against other XOR gate designs through simulations using the same 130 nm CMOS process.

The area of the core circuit is only about 56 sq · µm with 1.5659 ns propagation delay and 0.2312 nW power dissipation at 0.8 V supply voltage.

The proposed six-transistor implementation thus compares favorably with other existing XOR gate designs.