An ESL Approach for Energy Consumption Analysis of Cache Memories in SoC Platforms

Abstract EN

The design of complex circuits as SoCs presents two great challenges to designers.

One is the speeding up of system functionality modeling and the second is the implementation of the system in an architecture that meets performance and power consumption requirements.

Thus, developing new high-level specification mechanisms for the reduction of the design effort with automatic architecture exploration is a necessity.

This paper proposes an Electronic-System-Level (ESL) approach for system modeling and cache energy consumption analysis of SoCs called PCacheEnergyAnalyzer.

It uses as entry a high-level UML-2.0 profile model of the system and it generates a simulation model of a multicore platform that can be analyzed for cache tuning.

PCacheEnergyAnalyzer performs static/dynamic energy consumption analysis of caches on platforms that may have different processors.

Architecture exploration is achieved by letting designers choose different processors for platform generation and different mechanisms for cache optimization.

PCacheEnergyAnalyzer has been validated with several applications of Mibench, Mediabench, and PowerStone benchmarks, and results show that it provides analysis with reduced simulation effort.