A VLSI Architecture for the V-BLAST Algorithm in Spatial-Multiplexing MIMO Systems

Abstract EN

This paper presents a VLSI architecture for the suboptimal hard-output Vertical-Bell Laboratories Layered Space-Time (V-BLAST) algorithm in the context of Spatial Multiplexing Multiple-Input Multiple-Output (SM-MIMO) systems immersed in Rayleigh fading channels.

The design and implementation of its corresponding data-path and control-path components over FPGA devices are considered.

Results on synthesis, bit error rate performance, and data throughput are reported.