An Evaluation of an Integrated On-ChipOff-Chip Network for High-Performance Reconfigurable Computing

Abstract EN

As the number of cores per discrete integrated circuit (IC) device grows, the importance of the network on chip (NoC) increases.

However, the body of research in this area has focused on discrete IC devices alone which may or may not serve the high-performance computing community which needs to assemble many of these devices into very large scale, parallel computing machines.

This paper describes an integrated on-chip/off-chip network that has been implemented on an all-FPGA computing cluster.

The system supports MPI-style point-to-point messages, collectives, and other novel communication.

Results include the resource utilization and performance (in latency and bandwidth).