New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic

Abstract EN

Two new design techniques to implement tristate circuits in positive feedback source-coupled logic (PFSCL) have been proposed.

The first one is a switch-based technique while the second is based on the concept of sleep transistor.

Different tristate circuits based on both techniques have been developed and simulated using 0.18 μm CMOS technology parameters.

A performance comparison indicates that the tristate PFSCL circuits based on sleep transistor technique are more power efficient and achieve the lowest power delay product in comparison to CMOS-based and the switch-based PFSCL circuits.