Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

Abstract EN

Due to the ever-growing requirements in high performance data computation, multiprocessor systems have been proposed to solve the bottlenecks in uniprocessor systems.

Developing efficient multiprocessor systems requires effective exploration of design choices like application scheduling, mapping, and architecture design.

Also, fault tolerance in multiprocessors needs to be addressed.

With the advent of nanometer-process technology for chip manufacturing, realization of multiprocessors on SoC (MpSoC) is an active field of research.

Developing efficient low power, fault-tolerant task scheduling, and mapping techniques for MpSoCs require optimized algorithms that consider the various scenarios inherent in multiprocessor environments.

Therefore there exists a need to develop a simulation framework to explore and evaluate new algorithms on multiprocessor systems.

This work proposes a modular framework for the exploration and evaluation of various design algorithms for MpSoC system.

This work also proposes new multiprocessor task scheduling and mapping algorithms for MpSoCs.

These algorithms are evaluated using the developed simulation framework.

The paper also proposes a dynamic fault-tolerant (FT) scheduling and mapping algorithm for robust application processing.

The proposed algorithms consider optimizing the power as one of the design constraints.

The framework for a heterogeneous multiprocessor simulation was developed using SystemC/C++ language.

Various design variations were implemented and evaluated using standard task graphs.

Performance evaluation metrics are evaluated and discussed for various design scenarios.