Semidigital PLL Design for Low-Cost Low-Power Clock Generation

الملخص EN

This paper describes recent semidigital architectures of the phase-locked loop (PLL) systems for low-cost low-power clock generation.

With the absence of the time-to-digital converter (TDC), the semi-digital PLL (SDPLL) enables low-power linear phase detection and does not necessarily require advanced CMOS technology while maintaining a technology scalability feature.

Two design examples in 0.18 μm CMOS and 65 nm CMOS are presented with hardware and simulation results, respectively.