Efficient hardware implementation of the pipelined DES encryption algorithm using FPGA

الملخص EN

-This paper presents a high throughput reconfigurable hardware implementation of DES Encryption algorithm.

This achieved by using a new proposed implementation of the DES algorithm using superpipelined concept.

DES are simulated using Xilinx 9.

2i software with the use of VHDL as the hardware description language and implemented using Spartan-3E FPGA kit.

The DES Encryption algorithm achieved a high throughput of 18.

327 Gbps and 3235 number of Configurable Logic Blocks (CLBs), obtaining the fastest hardware implementation with better area utilization.

Comparison is made between the proposed implementation and other recent implementations.

The comparison results indicate that a high throughput with optimized resource utilizations can be achieved using a superpipelined concept on the proposed design in a single FPGA chip