![](/images/graphics-bg.png)
A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs
Joint Authors
Vera, G. Alonzo
Lyke, James
Pattichis, Marios S.
Source
International Journal of Reconfigurable Computing
Issue
Vol. 2011, Issue 2011 (31 Dec. 2011), pp.1-19, 19 p.
Publisher
Hindawi Publishing Corporation
Publication Date
2011-03-29
Country of Publication
Egypt
No. of Pages
19
Main Subjects
Information Technology and Computer Science
Abstract EN
In FPGA embedded systems, designers usually have to make a compromise between numerical precision and logical resources.
Scientific computations in particular, usually require highly accurate calculations and are computing intensive.
In this context, a designer is left with the task of implementing several arithmetic cores for parallel processing while supporting high numerical precision with finite logical resources.
This paper introduces an arithmetic architecture that uses runtime partial reconfiguration to dynamically adapt its numerical precision, without requiring significant additional logical resources.
The paper also quantifies the relationship between reduced logical resources and savings in power consumption, which is particularly important for FPGA implementations.
Finally, our results show performance benefits when this approach is compared to alternative static solutions within bounds on the reconfiguration rate.
American Psychological Association (APA)
Vera, G. Alonzo& Pattichis, Marios S.& Lyke, James. 2011. A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs. International Journal of Reconfigurable Computing،Vol. 2011, no. 2011, pp.1-19.
https://search.emarefa.net/detail/BIM-478096
Modern Language Association (MLA)
Vera, G. Alonzo…[et al.]. A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs. International Journal of Reconfigurable Computing No. 2011 (2011), pp.1-19.
https://search.emarefa.net/detail/BIM-478096
American Medical Association (AMA)
Vera, G. Alonzo& Pattichis, Marios S.& Lyke, James. A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs. International Journal of Reconfigurable Computing. 2011. Vol. 2011, no. 2011, pp.1-19.
https://search.emarefa.net/detail/BIM-478096
Data Type
Journal Articles
Language
English
Notes
Includes bibliographical references
Record ID
BIM-478096