An Approach for Implementing State Machines with Online Testability

Abstract EN

During the last two decades, significant amount of research has been performed to simplify the detection of transient or soft errors in VLSI-based digital systems.

This paper proposes an approach for implementing state machines that uses 2-hot code for state encoding.

State machines designed using this approach allow online detection of soft errors in registers and output logic.

The 2-hot code considerably reduces the number of required flip-flops and leads to relatively straightforward implementation of next state and output logic.

A new way of designing output logic for online fault detection has also been presented.