Static Switching Dynamic Buffer Circuit

Abstract EN

We proposed footless domino logic buffer circuit.

It minimizes redundant switching at the dynamic and the output nodes.

The proposed circuit avoids propagation of precharge pulse to the output node and allows the dynamic node which saves power consumption.

Simulation is done using 0.18 µm CMOS technology.

We have calculated the power consumption, delay, and power delay product of the proposed circuit and compared the results with the existing circuits for different logic function, loading condition, clock frequency, temperature, and power supply.

Our proposed circuit reduces power consumption and power delay product as compared to the existing circuits.