Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Abstract EN

Scaling of devices in bulk CMOS technology leads to short-channel effects and increase in leakage.

Static random access memory (SRAM) is expected to occupy 90% of the area of SoC.

Since leakage becomes the major factor in SRAM cell, it is implemented using FinFET.

Further, double-gate FinFET devices became a better choice for deep submicron technologies.

With this consideration in our research work, 6T SRAM cell is implemented using independent-gate DG FinFET in which both the opposite sides of gates are controlled independently which provides better scalability to the SRAM cell.

The device is implemented using different leakage reduction techniques such as gated-Vdd technique and multithreshold voltage technique to reduce leakage.

Therefore, power consumption in the SRAM cell is reduced and provides better performance.

Independent-gate FinFET SRAM cell using various leakage reduction techniques has been simulated using Cadence virtuoso tool in 45 nm technology.